Cyclic evolutions and relaxation oscillators are ubiquitous in nature. One example of these is the leaky faucet \[[Fig. 1(a)](#f1){ref-type="fig"}\], where the suspended fluid mass increases gradually, until it suddenly decreases, when the droplet tears of f[@b1][@b2][@b3]. Other examples of relaxational dynamics can also be found in granular media[@b4] as well as in mechanical[@b5] and superconducting systems[@b6]. Similar dynamics can be even found in wildlife. For example, some types of ants[@b7][@b8] can continuously climb a rod, aggregate, and eventually drop, right after a critical mass is accumulated \[see [Fig. 1(b)](#f1){ref-type="fig"}\].

Analogous phenomena in driven dissipative systems are known as Sisyphus processes. According to Greek mythology, King Sisyphus was doomed to repeatedly push a rock uphill, which would then roll back down \[[Fig. 1(c)](#f1){ref-type="fig"}\]. Recently, Sisyphus processes[@b9] were studied in electric circuits based on superconducting[@b10][@b11][@b12][@b13] and normal-state[@b14][@b15][@b16] systems. In these circuits, a driven artificial atom, a qubit, was coupled to either a mechanical or an electrical resonator. Depending on its detuning, the qubit was driven by the resonator either "uphill" (the usual Sisyphus process) or downhill (unusual, or "happy Sisyphus" process). The cycle was completed by relaxation to the ground state in the presence of an additional periodic signal.

Here we demonstrate a new miniaturized clock signal generator based on a memristive (memory resistive) device[@b17] operating in a Sisyphus-like cycle. In modern electronics, the clock signal is most frequently produced by quartz generators and sometimes by *RC*-based circuits or other approaches. The quartz generators offer a high precision at the cost of their size. Less precise *RC*-circuits are more compact. Nanoscale memristive devices[@b18] \[combining their very small size with switching frequencies in a convenient range (e.g., hundreds of MHz)\] are the core components of clock generators explored here.

In the literature, there are several known methods of using memristors in oscillating circuits. In particular, significant attention has been focused on nonlinear oscillators constructed from Chua's oscillators, by replacing Chua's diodes with memristors[@b19][@b20]. The authors of ref. [@b21] proposed a programmable frequency-relaxation oscillator. In such a circuit, a memristor-based digital potentiometer is used to set switching thresholds of a Schmitt trigger. Moreover, memristors can be employed to replace capacitors in relaxation oscillators resulting in compact reactance-less oscillators[@b22][@b23][@b24][@b25][@b26]. Additionally, it was shown experimentally that some polymeric memory devices exhibit slow current oscillations when subjected to a constant voltage[@b27]. Our work presents an advanced reactance-less oscillator design having a unique combination of only digital logic gates, a single-supply voltage and a realistic threshold-type memristive device.

In the proposed clock signal generator, the frequency is defined by the switching characteristics of a memristive device. Our circuit employs bi-polar memristive devices[@b18] operating in such a way that their memristances (memory resistances) increase/decrease at positive/negative voltages applied to the device, respectively. The effective circuits depicted in [Fig. 1(d)](#f1){ref-type="fig"} show the two stages of its operation. In stage 1 (left circuit), the positive voltage applied to the memristor M causes an increase in its memristance. In the second stage, the device polarity is changed and the memristance decreases. In this way, the memristance oscillates between two values \[see [Fig. 1(e)](#f1){ref-type="fig"}\], similarly to the oscillations of the boulder height above the ground level in the Sisyphus case \[[Fig. 1(c)](#f1){ref-type="fig"}\]. Importantly, the circuit does not require any large-size components (such as a quartz resonator) typically used in conventional oscillator circuits.

Memristive Clock Signal Generator
=================================

[Figure 2(a)](#f2){ref-type="fig"} presents the specific memristive clock generator circuit introduced in this work. Its components include the memristive system M, an OR gate with Schmitt-trigger inputs (to the left), open-drain identity (upper) and NOT (lower) gates, three resistors and a capacitor. Note that the resistors *R*~1~ and *R*~2~ here play the same role as *R*~1~ and *R*~2~ in the effective circuits shown in [Fig. 1(e)](#f1){ref-type="fig"}. As will be readily observed, the output of the OR gate defines the operation stages: logical 0 corresponds to the increasing memristance stage 1, while logical 1 corresponds to the decreasing memristance stage 2. The hysteretic input levels of the Schmitt-trigger inputs (denoted by *V*~+~ for the logic 1, and *V*~−~ for the logic 0, *V*~−~ \< *V*~+~) are employed as voltage thresholds triggering the stage changes. [Figure 2(b)](#f2){ref-type="fig"} shows the calculated pinched hysteresis loops of the memristive system M described by [Eqs (1](#eq1){ref-type="disp-formula"}, [2)](#eq2){ref-type="disp-formula"}. In this calculation, *R*~M~(*t* = 0) = 2 kΩ, *V*~M~(*t*) = *V*~0~sin(2*πft*), *V*~0~ = 2.9 V, and all other parameters of M are the same as in the memristor emulator specified below [Eqs (1)--(2)](#eq1){ref-type="disp-formula"}, [](#eq2){ref-type="disp-formula"}.

One can notice from [Fig. 2(a)](#f2){ref-type="fig"} that indeed, the increasing memristance stage 1 switches to the decreasing memristance stage 2 as soon as the voltage level *V*~M~ reaches the *V*~+~ threshold. At this instance in time, the output of the OR gate changes to 1, grounding the bottom terminal of M and setting the identity gate into the high impedance state. Assuming that *V*~M,2~ \> *V*~−~ right after the switching (below we discuss all the related requirements), the circuit will remain in the decreasing memristance stage 2 while *V*~M,2~ \> *V*~−~. The transition from stage 2 to stage 1 occurs in a similar way (as soon as *V*~M,2~ \< *V*~−~, and thus both inputs of OR become logical zeros). In [Fig. 2(a)](#f2){ref-type="fig"}, the *R*~3~*C* circuit introduces a short time delay to ensure proper switching between the phases. The generator output frequency is not influenced by this delay.

Next, we discuss the experimental implementation of the clock signal generator. In our experiments, the memristive system M is realized with a digital memristor emulator[@b21][@b28]. Its main parts include a microcontroller, analog-to-digital converter and digital potentiometer. The operation of the digital memristor emulator is straightforward: using the analog-to-digital converter, the microcontroller cyclically measures the voltage applied to the digital potentiometer, calculates an updated value of the memristance (using pre-programmed equations of voltage-controlled or current-controlled memristive system[@b17]), and writes the updated value of the memristance into the digital potentiometer. Figure 5(b) of ref. [@b28] presents a photograph of the specific digital memristor emulator realization employed in the present paper. More details regarding the emulator design can be found in refs [@b29],[@b30].

The memristor emulator was pre-programmed with a model of voltage-controlled memristive systems with threshold[@b29][@b30]

where *I* and *V*~M~ are the current through and the voltage across the memristive system, respectively, and *x* is the internal state variable playing the role of the memristance. Here *R*~M~(*x*) ≡ *x*, *β* is a positive switching constant characterizing the intrinsic rate of memristance change when \|*V*~M~\| \> *V*~t~, *V*~t~ is the threshold voltage, and the + or − sign is selected according to the device connection polarity. Additionally, it is assumed that the memristance is limited to the interval \[*R*~on~, *R*~off~\] (note that *R*~on~ \< *R*~off~). The specific model parameters used in our emulator are *β* = 62 kΩ/V ⋅ s, *V*~t~ = 1.2 V, *R*~on~ = 1 kΩ, and *R*~off~ = 10 kΩ, and *R*~M~(*t* = 0) = (*R*~on~ + *R*~off~)/2. We built the circuit shown in [Fig. 2(b)](#f2){ref-type="fig"} using a TI SN74HC7032 positive-OR gate with Schmitt-trigger inputs, CD74AC05 inverters with open-drain outputs, *R*~1~ = 4.7 kΩ, *R*~2~ = 2.7 kΩ, *R*~3~ = 10 kΩ, and *C* = 1.35 nF.

Our circuit is fully reproducible within the specifications of the circuit components. Assuming that the future memristor devices will be available with well characterized characteristics (similarly, for example, to usual resistors or capacitors), we expect that the suggested circuit based on real memristors will be reproducible too. In addition, our measurements and simulations did not display any significant dispersion of the memristive properties as well of the output signal produced by the circuit. Basically, the memristor emulator operates deterministically and thus the circuit also operates deterministically. As deterministic models are frequently used to describe the response of real memristive devices and, in many cases, show a very good agreement with experiments, we believe that the selected approach (based on the emulator) illustrates our idea in a very realistic manner.

[Figure 3(a)](#f3){ref-type="fig"} presents results of our measurements. While the *V*~M,1~ and *V*~M,2~ curves clearly demonstrate two stages of the circuit operation, the output *V*~out~ \[displayed in [Fig. 2(a)](#f2){ref-type="fig"}\] shows a stable clock signal with a period of about 0.194 s and a duty cycle of about 27%. With the knowledge of *R*~1~ and *R*~2~, the *V*~M,1~ and *V*~M,2~ curves were used to extract the time dependence of the memristance *R*~M~ depicted in [Fig. 3(b)](#f3){ref-type="fig"}. Its variations are similar to the desired variations of *R*~M~ sketched in [Fig. 1(e)](#f1){ref-type="fig"}.

Circuit Analysis
================

In [Fig. 3(b)](#f3){ref-type="fig"}, the memristance *R*~M~ of M changes periodically from to , and back (see also [Fig. 1(e)](#f1){ref-type="fig"}). Analytically, one can find the corresponding durations of the time intervals, *τ*~1~ and *τ*~2~. In what follows, we focus on the effective circuit models depicted in [Fig. 2(d)](#f2){ref-type="fig"} to find *τ*~1~ and *τ*~2~ analytically.

For the sake of convenience, let us consider the system dynamics from *t* = 0 in both stages and perform calculations based on the memristive device model employed in our emulator \[[Eqs (1](#eq1){ref-type="disp-formula"}, [2](#eq2){ref-type="disp-formula"})\]. Then, using

where *i* = 1, 2 denotes the two time intervals, we integrate [Eq. (2)](#eq2){ref-type="disp-formula"} with appropriate initial and final conditions for both intervals, and accounting for the memristor polarity. As a result, one can find the following expression for the duration of the two stages

The oscillation period is given by

The boundary values of the memristance, and , can be expressed through the Schmitt-trigger input thresholds as

The expression for the period *T* can be written in a simple form assuming that *R*~1~ = *R*~2~ and *V*~p~ ≫ *V*~t~ (and also so that ). Then we obtain

This together with [Eq. (6)](#eq10){ref-type="disp-formula"} gives

The above formulas are plotted in [Fig. 4](#f4){ref-type="fig"}. There, it is assumed that all the circuit parameters (except *R*~1~ and *R*~2~) are fixed. This figure shows that both the period *T* and the duty cycle *τ*~2~/*T* can be tuned in a certain range by varying *R*~1~ and/or *R*~2~. In [Fig. 4](#f4){ref-type="fig"}, the solid curve was plotted for the same value of *R*~2~ as used in the experiment, while the other curves demonstrate the changes assuming equal resistances, *R*~2~ = *R*~1~, for several values of the memristor threshold voltage *V*~t~. In particular, [Fig. 4](#f4){ref-type="fig"} demonstrates that the formula (8), which is valid at *V*~t~ = 0 and *R*~2~ = *R*~1~, provides a good estimation for the period *T* for small values of the threshold voltage *V*~t~ when *R*~2~ = *R*~1~. Moreover, [Fig. 4](#f4){ref-type="fig"} also shows several experimentally measured periods and corresponding duty cycles that exhibit a very good agreement with our analytical results.

Finally, we consider the limitations imposed on the clock signal generator components required for its proper operation. The numerical estimations provided below employ parameter values that are close to those of our experimental implementation of the signal generator. For the convenience of readers, here we list the values of these parameters: *V*~p~ = 5 V, *V*~+~ = 3 V, *V*~−~ = 1.8 V, *V*~t~ = 1.2 V, *R*~on~ = 1 kΩ, and *R*~off~ = 10 kΩ.

1\. In the stage 1, the minimum (maximum) values of *V*~M~ must be below (above) *V*~+~; namely, *V*~M~(*R*~on~) \< *V*~+~ and *V*~M~(*R*~off~) \> *V*~+~. Consequently,

Numerically, 0.667 kΩ \< *R*~1~ \< 6.67 kΩ.

2\. In the stage 2, the minimum (maximum) values of *V*~M~ must be below (above) *V*~−~, namely, *V*~M~(*R*~on~) \< *V*~−~ and *V*~M~(*R*~off~) \> *V*~−~. Consequently,

Numerically, 1.778 kΩ \< *R*~2~ \< 17.78 kΩ.

3\. Moreover, right after the switching from stage 1 to stage 2, the voltage across M should stay above *V*~−~, namely, , where is given by [Eq. (6)](#eq10){ref-type="disp-formula"}. It follows that

and, numerically, *R*~2~/*R*~1~ \< 2.67. We note that the requirement that in the transition from stage 2 to stage 1 the voltage across M stays below *V*~+~, is also given by [Eq. (11)](#eq19){ref-type="disp-formula"}. For the same transition, one can also require that in stage 1, however, this requirement is weaker than the criterion 4.

4\. In order to start oscillations from *any* initial condition, the voltage across M (in the worst-case limit *R*~M~ = *R*~on~) should exceed *V*~t~. This results in

Using the above-mentioned parameters, we obtain *R*~1~ \< 3.167 kΩ.

5\. Lastly, we mention the obvious requirement on *V*~−~, namely, *V*~t~ \< *V*~−~.

One can easily notice that in our experimental implementation of the circuit shown in [Fig. 2(b)](#f2){ref-type="fig"}, the selected values of *R*~1~ = 4.7 kΩ and *R*~2~ = 2.7 kΩ satisfy the criteria in [Eqs (9](#eq15){ref-type="disp-formula"}, [10](#eq16){ref-type="disp-formula"}, [11)](#eq19){ref-type="disp-formula"}. Regarding the criterion (12), we were able to use a large value of *R*~1~, because the initial value of the emulator memristance was selected above *R*~on~.

Conclusion
==========

We have proposed and analyzed the design of a memristive clock signal generator. Assuming a realistic threshold model of a memristive device, we experimentally demonstrated the operation of a memristive frequency generator. While our demonstration is based on a slow memristor emulator, the real memristive devices can result in frequencies in the industrially important MHz-GHz range. Moreover, the specific proposed circuit for frequency generation offers frequency and duty cycle tunability. These theoretical considerations together with our experimental emulation shows the potential of such circuits for very compact frequency generators.
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![(**a--c**) Examples of Sisyphus cycles: (**a**) leaky faucet, (**b**) dripping ants[@b7][@b8], (**c**) mythological Sisyphus. (**d**) Simplified effective circuits realizing a two-phase memristive Sisyphus circuit: the increasing memristance stage 1 (left circuit) and decreasing memristance stage 2 (right circuit). Memristance oscillations and clock pulses are shown schematically on the graphs (**e**). (**b**) is reprinted with permission from ref. [@b7].](srep26155-f1){#f1}

![(**a**) A particular realization of a clock signal generator. This circuit employs an OR gate with Schmitt-trigger inputs (to the left), and open-drain identity (upper) and NOT (lower) gates. Here *V*~p~ = 5 V is the power supply voltage. (**b**) *I*--*V* curves of the memristive system M used in this work. The memristive system parameters are given in the text.](srep26155-f2){#f2}

![(**a**) Experimentally measured voltages at the output of the OR gate (*V*~out~) and top and bottom electrodes of the memristive system (*V*~M,2(1)~) in the circuit shown in [Fig. 2(a)](#f2){ref-type="fig"}. For clarity, the *V*~out~ is displaced by 5 V. (**b**) Memristance *R*~M~ extracted from the data presented in (**a**) by using [Eq. (3)](#eq13){ref-type="disp-formula"}.](srep26155-f3){#f3}

![Period *T* = *τ*~1~ + *τ*~2~ as function of the resistance *R*~1~.\
Inset: the duty cycle *τ*~2~/*T* as a function of *R*~1~. This plot was obtained using the following set of parameters: *V*~p~ = 5 V, *V*~+~ = 3 V, *V*~−~ = 1.8 V, and *β* = 62 kΩ/V ⋅ s. Note that *R*~2~ and *V*~t~ are indicated on the plot.](srep26155-f4){#f4}
